## NY8A050D

## 6 I／O 8－bit EPROM－Based MCU

## Version 1.2

Jul．7， 2021

NYQUEST TECHNOLOGY CO．reserves the right to change this document without prior notice．Information provided by NYQUEST is believed to be accurate and reliable． However，NYQUEST makes no warranty for any errors which may appear in this document．Contact NYQUEST to obtain the latest version of device specifications before placing your orders．No responsibility is assumed by NYQUEST for any infringement of patent or other rights of third parties which may result from its use．In addition， NYQUEST products are not authorized for use as critical components in life support devices／systems or aviation devices／systems，where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user，without the express written approval of NYQUEST．

## Revision History

| Version | Date | Description | Modified Page |
| :---: | :---: | :--- | :---: |
| 1.0 | $2019 / 05 / 03$ | Formal release. | - |
| 1.1 | $2020 / 03 / 23$ | Modify DAA instruction. | 46 |
| 1.2 | $2021 / 07 / 07$ | Modified address mapping "Mapped to bank0" to be "Unused". <br> Minor correction. | 14 |

## Table of Contents

1．概述 ..... 6
1.1 功能 ..... 6
1．General Description ..... 8
1．1 Features ..... 8
1．2 Block Diagram ..... 10
1．3 Pin Assignment ..... 10
1．4 Pin Description ..... 11
2．Memory Organization ..... 12
2．1 Program Memory ..... 12
2．2 Data Memory ..... 13
3．Function Description ..... 16
3．1 R－page Special Function Register ..... 16
3．1．1 INDF（Indirect Addressing Register） ..... 16
3．1．2 TMRO（Timer0 Register） ..... 16
3．1．3 PCL（Low Byte of PC［8：0］） ..... 16
3．1．4 STATUS（Status Register） ..... 17
3．1．5 FSR（Register File Selection Register） ..... 17
3．1．6 PortB（PortB Data Register） ..... 18
3．1．7 PCON（Power Control Register） ..... 18
3．1．8 BWUCON（PortB Wake－up Control Register） ..... 18
3．1．9 PCHBUF（High Byte of PC） ..... 19
3．1．10 BPLCON（PortB Pull－Low Resistor Control Register） ..... 19
3．1．11 BPHCON（PortB Pull－High Resistor Control Register） ..... 19
3．1．12 INTE（Interrupt Enable Register） ..... 19
3．1．13 INTF（Interrupt Flag Register） ..... 20
3．2 TOMD Register ..... 21
3．3 F－page Special Function Register ..... 22
3．3．1 IOSTB（PortB I／O Control Register） ..... 22
3．3．2 PSOCV（Prescaler0 Counter Value Register） ..... 22
3．3．3 BODCON（PortB Open－Drain Control Register） ..... 22
3．3．4 PCON1（Power Control Register1） ..... 23
3.4 S-page Special Function Register ..... 23
3.4.1 TBHP (Table Access High Byte Address Pointer Register) ..... 23
3.4.2 TBHD (Table Access High Byte Data Register) ..... 23
3.4.3 OSCCR (Oscillation Control Register) ..... 23
3.5 I/O Port ..... 24
3.5.1 Block Diagram of IO Pins ..... 26
3.6 Timer0 ..... 31
3.7 Watch-Dog Timer (WDT) ..... 32
3.10 Interrupt ..... 33
3.10.1 Timer0 Overflow Interrupt ..... 33
3.10.2 PB Input Change Interrupt ..... 33
3.10.3 External Interrupt ..... 34
3.11 Oscillation Configuration ..... 34
3.12 Operating Mode ..... 34
3.12.1 Normal Mode ..... 36
3.12.2 Slow Mode ..... 36
3.12.3 Standby Mode ..... 36
3.12.4 Halt Mode ..... 37
3.12.5 Wake-up Stable Time ..... 37
3.12.6 Summary of Operating Mode ..... 38
3.13 Reset Process ..... 38
4. Instruction Set ..... 40
5. Configuration Words ..... 56
6. Electrical Characteristics ..... 57
6.1 Absolute Maximum Rating ..... 57
6.2 DC Characteristics ..... 57
6.3 Characteristic Graph ..... 59
6.3.1 Frequency vs. VDD of I_HRC ..... 59
6.3.2 Frequency vs. Temperature of I_HRC ..... 60
6.3.3 Frequency vs. VDD of I_LRC ..... 61
6.3.4 Frequency vs. Temperature of I_LRC ..... 61
6.3.5 Pull High Resistor vs. VDD ..... 61
6.3.6 Pull High Resistor vs. Temperature ..... 62
6.3.7 VIH/VIL vs. VDD ..... 62
6.3.8 VIH/VIL vs. Temperature ..... 63
6.4 Recommended Operating Voltage ..... 65
6.5 LVR vs. Temperature ..... 65
7. Package Dimension ..... 66
7.1 6-Pin Plastic SOT23-6 (63 mil) ..... 66
7.2 8-Pin Plastic SOP (150 mil) ..... 66
8. Ordering Information ..... 67

## 1．概述

NY8A050D是以EPROM作為記憶體的 8 位元微控制器，專為多IO產品的應用而設計，例如遙控器，風扇／燈光控制或是遊樂器周邊等等。採用CMOS製程並同時提供客戶低成本，高性能等顯著優勢。NY8A050D核心建立在RISC精簡指令集架構可以很容易地做編輯和控制，共有 55 條指令。除了少數指令需要 2 個時序，大多數指令都是 1 個時序即能完成，可以讓使用者輕鬆地以程式控制完成不同的應用。因此非常適合各種低記憶容量但又複雜的應用。

在I／O的資源方面，NY8A050D有 6 根彈性的雙向I／O腳，每個I／O腳都有單獨的暫存器控制為輸入或輸出腳。而且每一個I／O腳位都有附加的程式控制功能如上拉或下拉電阻或開漏極（Open－Drain）輸出。

NY8A050D有一組計時器，可用系統頻率當作一般的計時的應用或者從外部訊號觸發來計數。
NY8A050D採用雙時鐘機制，高速振盪或者低速振盪都由內部RC振盪輸入。在雙時鐘機制下，NY8A050D可選擇多種工作模式如正常模式（Normal），慢速模式（Slow mode），待機模式（Standby mode）與睡眠模式（Halt mode）可節省電力消耗延長電池壽命。

在省電的模式下如待機模式（Standby mode）與睡眠模式（Halt mode）中，有多種事件可以觸發中斷喚醒NY8A050D進入正常操作模式（Normal）或 慢速模式（Slow mode）來處理突發事件。

## 1.1 功能

－寬廣的工作電壓：
＞ $2.0 \mathrm{~V} \sim 5.5 \mathrm{~V}$＠系統頻率 $\leqq 8 \mathrm{MHz}$ 。
＞ $2.2 \mathrm{~V} \sim 5.5 \mathrm{~V}$＠系統頻率 $>8 \mathrm{MHz}$ 。

- 寬廣的工作温度：$-40^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}$ 。
- $512 \times 14$ bits EPROM。
- 32 bytes SRAM 。
- 6 根可分別單獨控制輸入輸出方向的I／O腳（GPIO），PB［5：0］。
- PB［3：0］可選擇輸入時使用內建下拉電阻。
- PB［5：0］可選擇上拉電阻。
- PB［5：4］及PB［2：0］可選擇開漏極輸出（Open－Drain）。
- PB［3］可選擇當作輸入或開漏極輸出（Open－Drain）。
- 4 層程式堆棧（Stack）。
- 存取資料有直接或間接定址模式。
- 一組 8 位元上數計時器（Timer0）包含可程式化的頻率預除線路。
- 內建上電復位電路（POR）。
- 內建低壓復位功能（LVR）。
- 內建看門狗計時（WDT），可由程式韌體控制開關。
－雙時鐘機制，系統可以隨時切換高速振盪或者低速振盪。
＞高速振盪：I＿HRC（1～20MHz內部高速RC振盪）
＞低速振盪：I＿LRC（內部 32 KHz 低速RC振盪）
－四種工作模式可隨系統需求調整電流消耗：正常模式（Normal），慢速模式（Slow mode），待機模式（Standby mode）與 睡眠模式（Halt mode）。
－三種硬體中斷：
＞Timer0 溢位中斷。
＞PB 輸入狀態改變中斷。
＞外部中斷輸入。
－NY8A050D在待機模式（Standby mode）下的三種喚醒中斷：
＞Timer0 溢位中斷。
＞ PB 輸入狀態改變中斷。
＞外部中斷輸入。
－NY8A050D在睡眠模式（Halt mode）下的二種喚醒中斷：
＞ PB 輸入狀態改變中斷。
＞外部中斷輸入。


## 1. General Description

NY8A050D is an EPROM based 8-bit MCU tailored for I/O based applications like remote controllers, fan/light controller, game controllers, toy and various controllers. NY8A050D adopts advanced CMOS technology to provide customers remarkable solution with low cost and high performance benefits. RISC architecture is applied to NY8A050D and it provides 55 instructions. All instructions are executed in single instruction cycle except program branch and skip instructions which will take two instruction cycles. Therefore, NY8A050D is very suitable for those applications that are sophisticated but compact program size is required.

As NY8A050D address I/O type applications, it can provide 6 I/O pins for applications which require abundant input and output functionality. Moreover, each I/O pin may have additional features, like Pull-High/Pull-Low resistor and open-drain output type through programming.

NY8A050D also provides 1 set of timer which can be used as regular timer based on system oscillation or event counter with external trigger clock.

NY8A050D employs dual-clock oscillation mechanism, both high oscillation or low oscillation can be derived from internal resistor/capacitor oscillator. Moreover, based on dual-clock mechanism, NY8A050D provides kinds of operation mode like Normal mode, Slow mode, Standby mode and Halt mode in order to save power consumption and lengthen battery operation life.

While NY8A050D operates in Standby mode and Halt mode, kinds of event will issue interrupt requests and can wake-up NY8A050D to enter Normal mode and Slow mode in order to process urgent events.

### 1.1 Features

- Wide operating voltage range:
> 2.0V ~ 5.5V @system clock $\leqq 8 \mathrm{MHz}$.
> $2.2 \mathrm{~V} \sim 5.5 \mathrm{~V} @$ system clock $>8 \mathrm{MHz}$.
- Wide operating temperature: $-40^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}$.
- $512 \times 14$ bits EPROM.
- 32 bytes SRAM.
- 6 general purpose I/O pins (GPIO), PB[5:0], with independent direction control.
- $\mathrm{PB}[3: 0]$ have features of Pull-Low resistor for input pin.
- $\mathrm{PB}[5: 0]$ have features of Pull-High resistor for input pin.
- $\mathrm{PB}[5: 4]$ and $\mathrm{PB}[2: 0]$ have features of open-drain output.
- $\mathrm{PB}[3]$ have feature of input or open-drain output.
- 4 level hardware Stack.
- Direct and indirect addressing modes for data access.
- One 8-bit up-count timer (Timer0) with programmable prescaler.
- Built-in Power-On Reset (POR).
- Built-in Low-Voltage Reset (LVR).
- Built-in Watch-Dog Timer (WDT) enabled/disabled by firmware control.
- Dual-clock oscillation: System clock can switch between high oscillation and low oscillation.
> High oscillation: I_HRC (Internal High Resistor/Capacitor Oscillator ranging from 1M~20MHz)
> Low oscillation: I_LRC (Internal 32KHz oscillator)
- Four kinds of operation mode to reduce system power consumption:
> Normal mode, Slow mode, Standby mode and Halt mode.
- Three hardware interrupt events:
> Timer0 overflow interrupt.
> PB input change interrupt.
> External interrupt.
- Three interrupt events to wake-up NY8A050D from Standby mode:
> Timer0 overflow interrupt.
> PB input change interrupt.
> External interrupt.
- Two interrupt events to wake-up NY8A050D from Halt mode:
> PB input change interrupt.
> External interrupt.


### 1.2 Block Diagram



### 1.3 Pin Assignment

NY8A050D provides three kinds of package type which are SOP8 and SOT23-6.


Figure 1 Package pin assignment

### 1.4 Pin Description

| Pin Name | I/O | Description |
| :---: | :---: | :--- |
| PB0/ INT/ SDI | I/O | PB0 is a bidirectional I/O pin. <br> PB0 is input pin of external interrupt when EIS=1 \& INTIE=1. <br> PB0 can be programming pad SDI. |
| PB1/ SDO | I/O | PB1 is a bidirectional I/O pin. <br> PB1 can be programming pad SDO. |
| PB2 <br> / EX_CKI <br> / SCK | I/O | PB2 is a bidirectional I/O pin. <br> It can also be timer clock source EX_CKI. <br> PB2 can be programming pad SCK. |
| PB3/ RSTb/ VPP | I/O | PB3 is an input pin or open-drain output pin. <br> It can be reset pin RSTb. If RSTb pin is low, it will reset NY8A050D. <br> It can be programming pad VPP. |
| PB4 | I/O | PB4 is a bidirectional I/O pin. <br> PB4 also can be output of instruction clock. |
| PB5 | I/O | PB5 is a bidirectional I/O pin. |
| VDD | - | Positive power supply. |
| VSS | - | Ground. |

## 2. Memory Organization

NY8A050D memory is divided into two categories: one is program memory and the other is data memory.

### 2.1 Program Memory

The program memory space of NY8A050D is 512 words. Therefore, the Program Counter (PC) is 9 bit wide in order to address any location of program memory.

Some locations of program memory are reserved as interrupt entrance. Power-On Reset vector is located at $0 x 000$. Software interrupt vector is located at 0x001. Internal and external hardware interrupt vector is located at $0 \times 008$.

NY8A050D provides instruction CALL, GOTOA, CALLA to address 256 location of program space. NY8A050D provides instruction GOTO to address 512 location of program space. NY8A050D also provides instructions LCALL and LGOTO to address any location of program space.

When a call or interrupt is happening, next ROM address is written to top of the stack, when RET, RETIA or RETIE instruction is executed, the top of stack data is read and load to PC.

NY8A050D program ROM address 0x1FE~0x1FF are reserved space, if user tries to write code in these addresses will get unexpected false functions.

NY8A050D program ROM address $0 \times 00 \mathrm{E} \sim 0 \times 00 \mathrm{~F}$ are preset rolling code can be released and used as normal program space.


Figure 2 Program Memory Address Mapping

### 2.2 Data Memory

According to instructions used to access data memory, the data memory can be divided into three kinds of categories: one is R-page Special-function Register (SFR) + General Purpose Register (GPR), another is F-page SFR and the other is S-page SFR. GPR are made of SRAM and user can use them to store variables or intermediate results.

R-page data memory is divided into 4 banks and can be accessed directly or indirectly through a SFR register which is File Select Register (FSR). FSR[7:6] are used as Bank register BK[1:0] to select one bank out of the 4 banks.

R-page register can be divided into addressing mode: direct addressing mode and indirect addressing mode.
The indirect addressing mode of data memory access is described in the following graph. This indirect addressing mode is implied by accessing register INDF. The bank selection is determined by FSR[7:6] and the location selection is from FSR[5:0].


Figure 3 Indirect Addressing Mode of Data Memory Access

The direct addressing mode of data memory access is described below. The bank selection is determined by FSR[7:6] and the location selection is from instruction op-code[5:0] immediately.


Figure 4 Direct Addressing Mode of Data Memory Access

R-page SFR can be accessed by general instructions like arithmetic instructions and data movement instructions. The R-page SFR occupy address from 0x0 to 0xF of Bank 0. However, the same address range of Bank 1, Bank 2 and Bank 3 are mapped back to Bank 0. In other words, R-page SFR physically existed at Bank 0 . The GPR physically occupy address from $0 \times 10$ to $0 \times 2 F$ of Bank and other banks in address from $0 \times 10$ to $0 \times 2 F$ are mapped back as the Table 1 shows.

The NY8A050D register name and address mapping of R-page SFR are described in the following table.

| FSR[7:6] <br> Address | $\begin{gathered} 00 \\ (\text { Bank 0) } \end{gathered}$ | $\begin{gathered} 01 \\ \text { (Bank 1) } \end{gathered}$ | $\begin{gathered} 10 \\ \text { (Bank 2) } \end{gathered}$ | $\begin{gathered} 11 \\ \text { (Bank 3) } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| $0 \times 0$ | INDF | The same mapping as Bank 0 |  |  |
| 0x1 | TMR0 |  |  |  |
| 0x2 | PCL |  |  |  |
| 0x3 | STATUS |  |  |  |
| 0x4 | FSR |  |  |  |
| 0x5 | - |  |  |  |
| 0x6 | PORTB |  |  |  |
| 0x7 | - |  |  |  |
| 0x8 | PCON |  |  |  |
| 0x9 | BWUCON |  |  |  |
| 0xA | PCHBUF |  |  |  |
| 0xB | BPLCON |  |  |  |
| 0xC | BPHCON |  |  |  |
| 0xD | - |  |  |  |
| 0xE | INTE |  |  |  |
| 0xF | INTF |  |  |  |
| 0x10 ~ 0x1F | General Purpose Register |  | Unused |  |
| 0x20 ~ 0x2F | General Purpose Register |  | Unused |  |

Table 1 R-page SFR Address Mapping

F-page SFR can be accessed only by instructions IOST and IOSTR. S-page SFR can be accessed only by instructions SFUN and SFUNR. FSR[7:6] bank select bits are ignored while F-page and S-page register is accessed. The register name and address mapping of F-page and S-page are depicted in the following table.

| SFR Category <br> Address | F-page SFR | S-page SFR |
| :---: | :---: | :---: |
| 0x0 | - | - |
| $0 \times 1$ | - | - |
| 0x2 | - | - |
| $0 \times 3$ | - | - |
| 0x4 | - | - |
| $0 \times 5$ | - | - |
| $0 \times 6$ | IOSTB | - |
| 0x7 | - | TBHP |
| 0x8 | - | TBHD |
| 0x9 | - | - |
| 0xA | PSOCV | - |
| 0xB | - | - |
| 0xC | BODCON | - |
| $0 \times D$ | - | - |
| 0xE | - | - |
| 0xF | PCON1 | OSCCR |

Table 2 F-page and S-page SFR Address Mapping

## 3. Function Description

This chapter will describe the detailed operations of NY8A050D.

### 3.1 R-page Special Function Register

### 3.1.1 INDF (Indirect Addressing Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INDF | R | $0 \times 0$ | INDF[7:0] |  |  |  |  |  |  |  |
| R/W Property |  |  | Rxxxxxxx |  |  |  |  |  |  |  |
| Initial Value |  |  |  |  |  |  |  |  |  |  |

The register INDF is not physically existed and it is used as indirect addressing mode. Any instruction accessing INDF actually accesses the register pointed by register FSR

### 3.1.2 TMR0 (Timer0 Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMR0 | R | $0 \times 1$ | TMR0[7:0] |  |  |  |  |  |  |  |
| RW Property |  |  | Rxxxxxxx |  |  |  |  |  |  |  |
| Initial Value |  |  |  |  |  |  |  |  |  |  |

When read the register TMR0, it actually read the current running value of Timer0.
Write the register TMRO will change the current value of Timer0.
Timer0 clock source can be from instruction clock Finst, or from external pin EX_CKI, or from Low Oscillator Frequency according to TOMD and configuration word setting.

### 3.1.3 PCL (Low Byte of PC[8:0])

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCL | R | $0 \times 2$ | PCL[7:0] |  |  |  |  |  |  |  |
| R/W Property |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  |  |  |  |  |  |  |  |  |  |

The register PCL is the least significant byte (LSB) of 9-bit PC. PCL will be increased by one after one instruction is executed except some instructions which will change PC directly. The high byte of PC, i.e. $\mathrm{PC}[8]$, is not directly accessible. Update of $\mathrm{PC}[8]$ must be done through register PCHBUF.

For GOTO instruction, $\mathrm{PC}[8: 0]$ is from instruction word. For CALL instruction, $\mathrm{PC}[7: 0]$ is from instruction word and $\mathrm{PC}[8]$ is loaded from PCHBUF[0]. Moreover the next PC address, i.e. PC+1, will push onto top of Stack. For LGOTO instruction, $\mathrm{PC}[8: 0]$ is from instruction word.

For LCALL instruction, PC[8:0] is from instruction word. Moreover the next PC address, i.e. PC+1, will push onto top of Stack.

### 3.1.4 STATUS (Status Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATUS | R | $0 \times 3$ | GP7 | GP6 | GP5 | /TO | /PD | Z | DC | C |
| R/W Property |  | R/W | R/W | R/W | R/W $/ * 2)$ | R/W $(* 1)$ | R/W | R/W | R/W |  |
| Initial Value |  | 0 | 0 | 0 | 1 | 1 | X | X | X |  |

The register STATUS contains result of arithmetic instructions and reasons to cause reset.
C: Carry/Borrow bit
$\mathrm{C}=1$, carry is occurred for addition instruction or borrow is not occurred for subtraction instruction.
$\mathrm{C}=0$, carry is not occurred for addition instruction or borrow is occurred for subtraction instruction.
DC: Half Carry/half Borrow bit
DC=1, carry from the 4th LSB is occurred for addition instruction or borrow from the 4th LSB is not occurred for subtraction instruction.

DC=0, carry from the 4th LSB is not occurred for addition instruction or borrow from the 4th LSB is occurred for subtraction instruction.

## Z: Zero bit

$Z=1$, result of logical operation is zero.
$Z=0$, result of logical operation is not zero.
/PD: Power down flag bit
/PD=1, after power-up or after instruction CLRWDT is executed.
$/ P D=0$, after instruction SLEEP is executed.
/TO: Time overflow flag bit
/TO=1, after power-up or after instruction CLRWDT or SLEEP is executed.
/TO=0, WDT timeout is occurred.
GP7, GP6, GP5: General purpose read/write register bit.
(*1) can be cleared by sleep instruction.
(*2) can be set by clrwdt instruction.

### 3.1.5 FSR (Register File Selection Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSR | R | 0x4 | BK[1:0] |  | FSR[5:0] |  |  |  |  |  |
| R/W Property |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  |  | 0 | 0 | X | X | X | X | X | X |

FSR[5:0]: Select one register out of 64 registers of specific Bank.
BK[1:0] must be 00.
For NY8A050D, bank register is not used, because there's only one bank in NY8A050D.

### 3.1.6 PortB (PortB Data Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PortB | R | 0x6 | GP7 | GP6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| R/W Property |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  |  | Data latch value is xxxxxx , read value is xxxxxx port value(PB5 $\sim$ PB0) |  |  |  |  |  |  |  |

While reading PortB, it will get the status of the specific pin if that pin is configured as input pin. However, if that pin is configured as output pin, whether it will get the status of the pin or the value of the corresponding output data latch is depend on the configuration word RD_OPT. While writing to PortB, data is written to PB's output data latch.

GP7, GP6: General purpose read/write register bit.

### 3.1.7 PCON (Power Control Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCON | R | $0 \times 8$ | WDTEN | EIS | - | - | LVREN | - | - | - |
| R/W Property |  | R/W | R/W | - | - | R/W | - | - | - |  |
| Initial Value |  | 1 | 0 | X | X | 1 | X | X | X |  |

LVREN: Enable/disable LVR.
LVREN=1, enable LVR.
LVREN=0, disable LVR.
EIS: External interrupt select bit
EIS=1, PBO is external interrupt.
$E I S=0, P B 0$ is GPIO.
WDTEN: Enable/disable WDT.
WDTEN=1, enable WDT.
WDTEN=0, disable WDT.

### 3.1.8 BWUCON (PortB Wake-up Control Register)

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BWUCON | R | $0 \times 9$ | - | - | WUPB5 | WUPB4 | WUPB3 | WUPB2 | WUPB1 | WUPB0 |
| R/W Property |  | - | - | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Initial Value | $\times$ | X | 1 | 1 | 1 | 1 | 1 | 1 |  |  |

WUPBx: Enable/disable PBx wake-up function, $0 \leq x \leq 5$.
WUPBx=1, enable $P B x$ wake-up function.
WUPBx=0, disable PBx wake-up function.

### 3.1.9 PCHBUF (High Byte of PC)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCHBUF | R | 0xA | - | - | - | - | - | - | - | PCHBUF[0] |
| R/W Property |  | - | - | - | - | - | - | - | W |  |
| Initial Value |  | X | X | X | X | X | X | X | 0 |  |

PCHBUF[0]: Buffer of the $8^{\text {th }}$ bit of PC.

### 3.1.10 BPLCON (PortB Pull-Low Resistor Control Register)

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BPLCON | R | 0xB | /PLPB3 | /PLPB2 | /PLPB1 | /PLPB0 | - | - | - | - |
| R/W Property |  | R/W | R/W | R/W | R/W | - | - | - | - |  |
| Initial Value |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |

/PLPBx: Disable/enable PBx Pull-Low resistor, $0 \leq x \leq 3$.
/PLPBx=1, disable PBx Pull-Low resistor.
/PLPBx=0, enable PBx Pull-Low resistor.

### 3.1.11 BPHCON (PortB Pull-High Resistor Control Register)

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BPHCON | R | 0xC | - | - | /PHPB5 | /PHPB4 | /PHPB3 | /PHPB2 | /PHPB1 | /PHPB0 |
| R/W Property | - | - | R/W | R/W | R/W | R/W | R/W | R/W |  |  |
| Initial Value |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |  |

/PHPBx: Disable/enable PBx Pull-High resistor, $0 \leq x \leq 5$.
/PHPBx=1, disable PBx Pull-High resistor.
/PHPBx=0, enable PBx Pull-High resistor.

### 3.1.12 INTE (Interrupt Enable Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTE | R | 0xE | - | - | - | - | - | INTIE | PBIE | TOIE |
| R/W Property |  | - | - | - | - | - | R/W | R/W | R/W |  |
| Initial Value |  | $X$ | $X$ | $X$ | $X$ | $X$ | 0 | 0 | 0 |  |

TOIE: TimerO overflow interrupt enable bit.
TOIE=1, enable Timer0 overflow interrupt.
TOIE=0, disable Timer0 overflow interrupt.
PBIE: PortB input change interrupt enable bit.
PBIE=1, enable PortB input change interrupt.

PBIE=0, disable PortB input change interrupt.
INTIE: External interrupt enable bit.
INTIE=1, enable external interrupt.
INTIE=0, disable external interrupt.

### 3.1.13 INTF (Interrupt Flag Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTF | R | 0xF | - | - | - | - | - | INTIF | PBIF | TOIF |
| R/W Property |  | - | - | - | - | - | RW | R/W | R/W |  |
| Initial Value(note*) |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

TOIF: Timer0 overflow interrupt flag bit.
TOIF=1, Timer0 overflow interrupt is occurred.
TOIF must be clear by firmware.
PBIF: PortB input change interrupt flag bit.
PBIF=1, PortB input change interrupt is occurred.
PBIF must be clear by firmware.
INTIF: External interrupt flag bit.
INTIF=1, external interrupt is occurred.
INTIF must be clear by firmware.
Note: When corresponding INTE bit is not enabled, the read interrupt flag is 0.

### 3.2 TOMD Register

TOMD is a readable/writeable register which is only accessed by instruction TOMD / TOMDR.

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOMD | - | - | LCKTM0 | INTEDG | TOCS | TOCE | PSOWDT | PSOSEL[2:0] |  |  |  |  |  |  |  |  |
| R/W Property |  |  |  |  |  |  |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value(note*) |  | 0 | 0 | 1 | 1 | 1 | 11 |  |  |  |  |  |  |  |  |  |

PSOSEL[2:0]: Prescaler0 dividing rate selection. The rate depends on Prescaler0 is assigned to Timer0 or WDT. When Prescaler0 is assigned to WDT, the dividing rate is dependent on which timeout mechanism is selected.

| PSOSEL[2:0] | Dividing Rate |  |
| :---: | :---: | :---: |
|  | PSOWDT=0 <br> (Timer0) | PSOWDT=1 <br> (WDT Reset) |
| 000 | $1: 2$ | $1: 1$ |
| 001 | $1: 4$ | $1: 2$ |
| 010 | $1: 8$ | $1: 4$ |
| 011 | $1: 16$ | $1: 8$ |
| 100 | $1: 32$ | $1: 16$ |
| 101 | $1: 64$ | $1: 32$ |
| 110 | $1: 128$ | $1: 64$ |
| 111 | $1: 256$ | $1: 128$ |

Table 3 Prescaler0 Dividing Rate
PSOWDT: Prescaler0 assignment.
PSOWDT=1, Prescaler0 is assigned to WDT.
PSOWDT=0, Prescaler0 is assigned to Timer0.
Note: Always set PSOWDT and PSOSEL[2:0] before enabling watchdog reset or timer interrupt, otherwise may be falsely triggered.

TOCE: Timer0 external clock edge selection.
TOCE=1, Timer0 will increase one while high-to-low transition occurs on pin EX_CKI.
TOCE=0, Timer0 will increase one while low-to-high transition occurs on pin EX_CKI.
Note: TOCE is also applied to Low Oscillator Frequency as timer0 clock source condition.
TOCS: Timer0 clock source selection.
TOCS=1, External clock on pin EX_CKI or Low Oscillator Frequency (I_LRC) is selected.
TOCS=0, Instruction clock Finst is selected.

INTEDG: Edge selection of external interrupt.
INTEDG=1, INTIF will be set while rising edge occurs on pin PB0.
INTEDG=0, INTIF will be set while falling edge occurs on pin PB0.

LCKTM0: When TOCS=1, timer 0 clock source can be optionally selected to be low-frequency oscillator.
TOCS $=0$, Instruction clock FINST is selected as timer0 clock source.
TOCS=1, LCKTM0=0, external clock on pin EX_CKI is selected as timer0 clock source.
TOCS=1, LCKTM0=1, Low Oscillator Frequency (I_LRC) output replaces pin EX_CKI as timer0 clock source.

Note: For more detail descriptions of timer0 clock source select, please see timer0 section.

### 3.3 F-page Special Function Register

### 3.3.1 IOSTB (PortB I/O Control Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOSTB | F | $0 \times 6$ | - | - | IOPB5 | IOPB4 | IOPB3 | IOPB2 | IOPB1 | IOPB0 |
| R/W Property |  | - | - | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Initial Value |  | X | X | 1 | 1 | 1 | 1 | 1 | 1 |  |

IOPBx: PBx I/O mode selection, $0 \leq x \leq 5$.
$I O P B x=1, P B x$ is input mode.
$I O P B x=0, P B x$ is output mode.

### 3.3.2 PSOCV (Prescaler0 Counter Value Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PS0CV | F | 0xA | PSOCV[7:0] |  |  |  |  |  |  |  |  |
| R/W Property |  |  | R |  |  |  |  |  |  |  |  |
| Initial Value |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |  |

While reading PSOCV, it will get current value of Prescaler0 counter.

### 3.3.3 BODCON (PortB Open-Drain Control Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BODCON | F | 0xC | - | - | ODPB5 | ODPB4 | - | ODPB2 | ODPB1 | ODPB0 |
| R/W Property |  | - | - | R/W | R/W | - | R/W | R/W | R/W |  |
| Initial Value |  | X | X | 0 | 0 | X | 0 | 0 | 0 |  |

ODPBx: Enable/disable open-drain of $\mathrm{PBx}, 0 \leq \mathrm{x} \leq 5$.
ODPBx=1, enable open-drain of PBx.
ODPBx=0, disable open-drain of PBx.

### 3.3.4 PCON1 (Power Control Register1)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCON1 | F | 0xF | GIE | - | - | - | - | - | - | TOEN |
| R/W Property |  | R/W (1*) | - | - | - | - | - | - | R/W |  |
| Initial Value |  | 0 | X | X | X | X | X | X | 1 |  |

TOEN: Enable/disable Timer0.
TOEN=1, enable Timer0.
TOEN=0, disable Timer0.
GIE: Global interrupt enable bit.
$\mathrm{GIE}=1$, enable all unmasked interrupts.
$\mathrm{GIE}=0$, disable all interrupts.
(1*) : set by instruction ENI, clear by instruction DISI, read by instruction IOSTR.

### 3.4 S-page Special Function Register

### 3.4.1 TBHP (Table Access High Byte Address Pointer Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TBHP | S | $0 \times 7$ | - | - | - | - | - | - | - | TBHP0 |
| R/W Property |  | - | - | - | - | - | - | - | R/W |  |
| Initial Value |  | X | X | X | X | X | X | X | X |  |

When instruction CALLA, GOTOA or TABLEA is executed, the target address is constituted by TBHP[0] and ACC. ACC is the Low Byte of PC[8:0] and TBHP[0] is the high byte of PC[8:0].=

### 3.4.2 TBHD (Table Access High Byte Data Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TBHD | S | 0x8 | - | - | TBHD5 | TBHD4 | TBHD3 | TBHD2 | TBHD1 | TBHD0 |
| R/W Property |  | - | - | R | R | R | R | R | R |  |
| Initial Value |  | X | X | X | X | X | X | X | X |  |

When instruction TABLEA is executed, high byte of content of addressed ROM is loaded into TBHD[5:0] register. The Low Byte of content of addressed ROM is loaded to ACC.

### 3.4.3 OSCCR (Oscillation Control Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OSCCR | S | 0xF | - | - | - | - | OPMD[1:0] | STPHOSC | SELHOSC |  |
| R/W Property |  | - | - | - | - | R/W | R/W | R/W |  |  |
| Initial Value |  | X | X | X | X | 00 | 0 | 1 |  |  |

SELHOSC: Selection of system oscillation (Fosc).
SELHOSC=1, Fosc is high-frequency oscillation (Fноsc).
SELHOSC=0, Fosc is low-frequency oscillation (FLosc).
STPHOSC: Disable/enable high-frequency oscillation (FHosc).
STPHOSC=1, Fhosc will stop oscillation and be disabled.
STPHOSC=0, Fhosc keep oscillation.
OPMD[1:0]: Selection of operating mode.

| OPMD[1:0] | Operating Mode |
| :---: | :---: |
| 00 | Normal mode |
| 01 | Halt mode |
| 10 | Standby mode |
| 11 | reserved |

Table 4 Selection of Operating Mode by OPMD[1:0]
Note: STPHOSC cannot be changed with SELHOSC or OPMD at the same time. STPHOSC cannot be changed with OPMD at the same time during SELHOSC=1.

### 3.5 I/O Port

NY8A050D provide 6 I/O pins which are PB[5:0]. User can read/write these I/O pins through register PORTB. Each I/O pin has a corresponding register bit to define it is input pin or output pin. Register IOSTB[5:0] define the input/output direction of PB[5:0].

When an I/O pin is configured as input pin, it may have Pull-High resistor or Pull-Low resistor which is enabled or disabled through registers. Register BPHCON[5:0] are used to enable or disable Pull-High resistor of $\mathrm{PB}[5: 0]$. Register BPLCON[7:4] are used to enable or disable Pull-Low resistor of $\mathrm{PB}[3: 0]$.

When an I/O pin is configured as output pin, there is a corresponding and individual register to select as Open-Drain output pin. Register BODCON[5:0] determine PB[5:0] is Open-Drain or not. (Except PB[3], which is always in open-drain mode when configured as output port.)

The summary of Pad I/O feature is listed in the table below.

| Feature |  | PB[2:0] | PB[3] | PB[5:4] |
| :---: | :---: | :---: | :---: | :---: |
| Input | Pull-High Resistor | V | V | V |
|  | Pull-Low Resistor | V | V | X |
| Output | Open-Drain | V | always | V |

Table 5 Summary of Pad I/O Feature
The level change on each I/O pin of PB may generate interrupt request. Register BWUCON[5:0] will select which I/O pin of PB may generate this interrupt. As long as any pin of PB is selected by corresponding bit of

BWUCON, the register bit PBIF (INTF[1]) will set to 1 if there is a level change occurred on any selected pin. An interrupt request will occur and interrupt service routine will be executed if register bit PBIE (INTE[1]) and GIE (PCON1[7]) are both set to 1 .

There is one external interrupt provided by NY8A050D. When register bit EIS (PCON[6]) is set to 1, PB0 is used as input pin for external interrupt.

Note: When PBO is both set as level change operation and external interrupt, the external interrupt will have higher priority, and the PB0 level change operation will be disabled. But PB5~PB1 level change function are not affected.

PB3 can be used as external reset input determined by a configuration word. When an active-low signal is applied to PB3, it will cause NY8A050D to enter reset process.

When NY8A050D is in Normal mode or Standby mode, instruction clock is observable on PB4 if a configuration word is enabled.

Moreover, PB2 can be timer 0 external clock source EX_CKI if TOMD TOCS=1 and LCK_TM0=0.

### 3.5.1 Block Diagram of IO Pins

IO_SEL: set pad attribute as input or output.
WRITE_EN: write data to pad.
READ_EN: read pad.
OD_EN: enable open-Drain.
PULLUP_ENB: enable Pull-High.
PULLDOWN_EN: enable Pull-Low.
RD_TYPE: select read pin or read latch.
EIS: external interrupt function enable.
INTEDGE: external interrupt edge select.
EX_INT: external interrupt signal.
WUB: port B wake-up enable.
SET_PBIF: port B wake-up flag.


Figure 5 Block Diagram of PB0

IO_SEL: set pad attribute as input or output.
WRITE_EN: write data to pad.
READ_EN: read pad.
OD_EN: enable open-Drain.
PULLUP_ENB: enable Pull-High.
PULLDOWN_EN: enable Pull-Low.
RD_TYPE: select read pin or read latch.
WUB: port B wake-up enable.
SET_PBIF: port B wake-up flag.


Figure 6 Block Diagram of PB1

IO_SEL: set pad attribute as input or output.
WRITE_EN: write data to pad.
READ_EN: read pad.
OD_EN: enable open-Drain.
PULLUP_ENB: enable Pull-High.
PULLDOWN_EN: enable Pull-Low.
RD_TYPE: select read pin or read latch.
WUB: port B wake-up enable.
SET_PBIF: port B wake-up flag.
EX CKI: external clock input.


Figure 7 Block Diagram of PB2

IO_SEL: set pad attribute as input or output.
WRITE_EN: write data to pad.
READ_EN: read pad.
RSTPAD_EN: reset pad enable.
RSTB_IN: reset pad input.
PULLUP_ENB: enable Pull-High.
PULLDOWN_EN: enable Pull-Low.
RD_TYPE: select read pin or read latch.
WUB: port B wake-up enable.
SET_PBIF: port B wake-up flag.


Figure 8 Block Diagram of PB3

IO_SEL: set pad attribute as input or output.
WRITE_EN: write data to pad.
READ_EN: read pad.
OD_EN: enable open-Drain.
PULLUP_ENB: enable Pull-High.
RD_TYPE: select read pin or read latch.
WUB: port B wake-up enable.
SET_PBIF: port B wake-up flag.


Figure 9 Block Diagram of PB4/PB5

### 3.6 Timer0

Timer0 is an 8-bit up-count timer and its operation is enabled by register bit T0EN (PCON1[0]). Writing to Timer0 will set its initial value. Reading from Timer0 will show its current count value.

The clock source to Timer0 can be from instruction clock, external pin EX_CKI or low speed clock Low Oscillator Frequency according to register bit TOCS and LCK_TM0 (TOMD[5] and TOMD[7]). When T0CS is 0, instruction clock is selected as Timer0 clock source. When TOCS is 1 and LCK_TMO is 0, EX_CKI is selected as Timer0 clock source. When TOCS is 1 and LCK_TM0 is 1 (and Timer0 source must set to 1), Low Oscillator Frequency (I_LRC) output is selected. Summarized table is shown below. (Also check Figure. 10)

| Timer0 clock source | TOCS | LCKTM0 | Timer0 source |
| :---: | :---: | :---: | :---: |
| Instruction clock | 0 | X | X |
| EX_CKI | 1 | 0 | X |
|  |  | X | 0 |
| I_LRC | 1 | 1 | 1 |

Table 6 Summary of Timer0 clock source control
Moreover the active edge of EX_CKI or Low Oscillator Frequency to increase TimerO can be selected by register bit TOCE (TOMD[4]). When TOCE is 1, high-to-low transition on EX_CKI or Low Oscillator Frequency will increase Timer0. When TOCE is 0 , low-to-high transition on EX_CKI or Low Oscillator Frequency will increase Timer0.

Before Timer0 clock source is supplied to Timer0, it can be divided by Prescaler0 if register bit PSOWDT (TOMD[3]) is clear to 0 . When writing 0 to PSOWDT by instruction, Prescaler0 is assigned to Timer0 and Prescaler0 will be clear after this instruction is executed. The dividing rate of Prescaler0 is determined by register bits PSOSEL[2:0] which is from 1:2 to 1:256.

Before entering Timer0, the Timer0 clock source synchronize with instruction clock. If EX_CKI or Low Oscillator Frequency is used as Timer0 clock source, care must be taken that their frequency can not exceed instruction clock frequency, or missing count may happen. When Low Oscillator Frequency is both used as Timer0 clock source and instruction clock, NY8A050D must assign prescaler0 to Timer0 and the prescaler0 dividing ratio must be no less than 4.

When Timer0 is overflow, the register bit TOIF (INTF[0]) will be set to 1 to indicate Timer0 overflow event is occurred. If register bit TOIE (INTE[0]) and GIE are both set to 1 , interrupt request will occur and interrupt service routine will be executed. TOIF will not be clear until firmware writes 0 to TOIF.

The block diagram of Timer0 and WDT is shown in the figure below.


Figure 10 Block Diagram of Timer0 and WDT

### 3.7 Watch-Dog Timer (WDT)

There is an on-chip free-running oscillator in NY8A050D which is used by WDT. As this oscillator is independent of other oscillation circuits, WDT may still keep working during Standby mode and Halt mode.

WDT can be enabled or disabled by a configuration word. When WDT is enabled by configuration word, its operation still can be controlled by register bit WDTEN (PCON[7]) during program execution. Moreover, the mechanism after WDT time-out will reset NY8A050D. At the same time, register bit /TO (STATUS[4]) will be clear to 0 after WDT time-out.

The baseline of WDT time-out period can be $3.5 \mathrm{~ms}, 15 \mathrm{~ms}, 60 \mathrm{~ms}$ or 250 ms which is determined by two configuration words. The time-out period can be lengthened if Prescaler0 is assigned to WDT. Prescaler0 will be assigned to WDT by writing 1 to register bit PSOWDT. The dividing rate of Prescaler0 for WDT is determined by register bits PSOSEL[2:0] and depends on WDT time-out mechanism. The dividing rate is from 1:1 to $1: 128$ if WDT time-out will reset NY8A050D.

When Prescaler0 is assigned to WDT, the execution of instruction CLRWDT will clear WDT, Prescaler0 and set /TO flag to 1 .

### 3.10 Interrupt

NY8A050D provide two kinds of interrupt: one is software interrupt and the other is hardware interrupt. Software interrupt is caused by execution of instruction INT. There are 3 hardware interrupts:

- Timer0 overflow interrupt.
- PB input change interrupt.
- External interrupt.

GIE is global interrupt enable flag. It has to be 1 to enable hardware interrupt functions. GIE can be set by ENI instruction and clear to 0 by DISI instruction.

After instruction INT is executed, no matter GIE is set or clear, the next instruction will be fetched from address $0 x 001$. At the same time, GIE will be clear to 0 by NY8A050D automatically. This will prevent nested interrupt from happening. The last instruction of interrupt service routine of software interrupt has to be RETIE. Execution of this instruction will set GIE to 1 and return to original execution sequence.

While any of hardware interrupts is occurred, the corresponding bit of Interrupt Flag Register INTF will be set to 1. This bit will not be clear until firmware writes 0 to this bit. Therefore user can obtain information of which event causes hardware interrupt by polling register INTF. Note that only when the corresponding bit of Interrupt Enable register INTE is set to 1 , will the corresponding interrupt flag be read. And if the corresponding bit of Interrupt Enable Register INTE is set to 1 and GIE is also 1, hardware interrupt will occur and next instruction will be fetched from $0 x 008$. At the same time, the register bit GIE will be clear by NY8A050D automatically. If user wants to implement nested interrupt, instruction ENI can be used as the first instruction of interrupt service routine which will set GIE to 1 again and allow other interrupt events to interrupt NY8A050D again. Instruction RETIE has to be the last instruction of interrupt service routine which will set GIE to 1 and return to original execution sequence.

It should be noted that ENI instruction cannot be placed right before RETIE instruction because ENI instruction in interrupt service routine will trigger nested interrupt, but RETIE will clear internal interrupt processing after jump out of ISR, so it is possible for interrupt flag to be falsely cleared.

### 3.10.1 TimerO Overflow Interrupt

Timer0 overflow (from $0 \times 00$ to $0 x F F$ ) will set register bit TOIF. This interrupt request will be serviced if TOIE and GIE are set to 1 .

### 3.10.2 PB Input Change Interrupt

When PBx, $0 \leq x \leq 5$, is configured as input pin and corresponding register bit WUPBx is set to 1 , a level change on these selected I/O pin(s) will set register bit PBIF. This interrupt request will be serviced if PBIE and GIE are set to 1 . Note when PB0 is both set as level change interrupt and external interrupt, the external interrupt flag EIS will disable PBO level change operation.

### 3.10.3 External Interrupt

According to the configuration of EIS=1 and INTEDG, the selected active edge on I/O pin PBO will set register bit INTIF and this interrupt request will be served if INTIE and GIE are set to 1.

### 3.11 Oscillation Configuration

Because NY8A050D is a dual-clock IC, there are high oscillation ( $\mathrm{F}_{\text {ноsc }}$ ) and low oscillation (F (osc) which can be selected as system oscillation (Fosc). The oscillators which could be used as Fhosc are internal high RC oscillator (I_HRC). The oscillators which could be used as FLosc are internal low RC oscillator (I_LRC).
(1) STPHOSC(OSCCR[1])=1 will stop Fhosc
(2) Frosc will be disabled automatically at Halt mode


Figure 11 Oscillation Configuration of NY8A050D
I_HRC output frequency is determined by three configuration words and it can be $1 \mathrm{M}, 2 \mathrm{M}, 4 \mathrm{M}, 8 \mathrm{M}, 16 \mathrm{M}$ or 20MHz.

When I_LRC is selected, its frequency is centered on 32768 Hz .
Either Fhosc or Flosc can be selected as system oscillation Fosc according to the value of register bit SELHOSC (OSCCR[0]). When SELHOSC is 1 , Fhosc is selected as Fosc. When SELHOSC is 0, Flosc is selected as Fosc. Once Fosc is determined, the instruction clock Finst can be Fosc/2 or Fosc/4 according to value of a configuration word.

### 3.12 Operating Mode

NY8A050D provides four kinds of operating mode to tailor all kinds of application and save power consumptions. These operating modes are Normal mode, Slow mode, Standby mode and Halt mode. Normal mode is designated for high-speed operating mode. Slow mode is designated for low-speed mode in order to save power consumption. At Standby mode, NY8A050D will stop almost all operations except Timer0 in order to wake-up periodically. At Halt mode, NY8A050D will sleep until external event to wake-up.

The block diagram of four operating modes is described in the following figure.


Figure 12 Four Operating Modes

### 3.12.1 Normal Mode

After any Reset Event is occurred and Reset Process is complete, NY8A050D will begin to execute program under Normal mode or Slow mode. Which mode is selected after Reset Process is determined by the Startup Clock configuration word. If Startup Clock= I_HRC, NY8A050D will enter Normal mode, if Startup Clock= I_LRC, NY8A050D will enter Slow mode. At Normal mode, Fhosc is selected as system oscillation in order to provide highest performance and its power consumption will be the largest among four operating modes. After power on or any reset trigger is released, NY8A050D will enter Normal mode after reset process is complete.

- Instruction execution is based on Fhosc and all peripheral modules may be active according to corresponding module enable bit.
- The Flosc is still active and running.
- IC can switch to Slow mode by writing 0 to register bit SELHOSC (OSCCR[0]).
- IC can switch to Standby mode or Halt mode by programming register bits OPMD[1:0] (OSCCR[3:2]).
- For real time clock applications, the NY8A050D can run in normal mode, at the same time the low-frequency clock. Low Oscillator Frequency connects to timer0 clock. This is made possible by setting LCKTM0 to 1 and corresponding configuration word Timer0 source setting to 1 .


### 3.12.2 Slow Mode

NY8A050D will enter Slow mode by writing 0 to register bit SELHOSC. At Slow mode, Flosc is selected as system oscillation in order to save power consumption but still keep IC running. However, Fhosc will not be disabled automatically by NY8A050D. Therefore user can write 0 to register bit STPHOSC (OSCCR[1]) in slow mode to reduce power consumption further. But it is noted that it is forbidden to enter slow mode and stop Fhosc at the same time, one must enter slow mode first, then disable Fhosc, or the program may hang on.

- Instruction execution is based on Flosc and all peripheral modules may be active according to corresponding module enable bit.
- Fhosc can be disabled by writing 1 to register bit STPHOSC.
- IC can switch to Standby mode or Halt mode by programming register bits OPMD[1:0].
- IC can switch to Normal mode by writing 1 to SELHOSC.


### 3.12.3 Standby Mode

NY8A050D will enter Standby mode by writing 10b to register bits OPMD[1:0]. At Standby mode, however, Fhosc will not be disabled automatically by NY8A050D and user has to enter slow mode and write 1 to register bit STPHOSC in order to stop Fhosc oscillation. Most of NY8A050D peripheral modules are disabled but Timer can be still active if register bit T0EN is set to 1 . Therefore NY8A050D can wake-up after Timer0 is expired. The expiration period is determined by the register TMRO, Finst and other configurations for Timer0.

- Instruction execution is stop and some peripheral modules may be active according to corresponding module enable bit.
- Fhosc can be disabled by writing 1 to register bit STPHOSC.
- The Flosc is still active and running.
- IC can wake-up from Standby mode if any of (a) Timer0 overflow (b) PB input change interrupt or (c) INT external interrupt is happened.
- After wake-up from Standby mode, IC will return to Normal mode if SELHOSC=1, IC will return to Slow mode if SELHOSC=0.
- It is not recommended to change oscillator mode (normal to slow / slow to normal) and enter standby mode at the same time.


### 3.12.4 Halt Mode

NY8A050D will enter Halt mode by executing instruction SLEEP or writing 01b to register bits OPMD[1:0]. After entering Halt mode, register bit /PD (STATUS[3]) will be clear to 0 , register bit /TO (STATUS[4]) will be set to 1 and WDT will be clear but keep running.

At Halt mode, all of peripheral modules are disabled, instruction execution is stop and NY8A050D can only wake-up by some specific events. Therefore, Halt mode is the most power saving mode provided by NY8A050D.

- Instruction execution is stop and all peripheral modules are disabled.
- Fhosc and Flosc are both disabled automatically.
- IC can wake-up from Halt mode if any of (a) PB input change interrupt or (b) INT or external interrupt is happened.
- After wake-up from Halt mode, IC will return to Normal mode if SELHOSC=1, IC will return to Slow mode if SELHOSC=0.

Note: you can change STPHOSC and enter Halt mode in the same instruction.

- It is not recommended to change oscillator mode (normal to slow / slow to normal) and enter standby mode at the same time


### 3.12.5 Wake-up Stable Time

The wake-up stable time of Halt mode is $16^{*}$ Fosc, There is no need of wake-up stable time for Standby mode because either Fhosc or Flosc is still running at Standby mode.

Before NY8A050D enters Standby mode or Halt mode, user may execute instruction ENI. At this condition, NY8A050D will branch to address 0x008 in order to execute interrupt service routine after wake-up. If instruction DISI is executed before entering Standby mode or Halt mode, the next instruction will be executed after wake-up.

### 3.12.6 Summary of Operating Mode

The summary of four operating modes is described in the following table.

| Mode | Normal | Slow | Standby | Halt |
| :---: | :---: | :---: | :---: | :---: |
| FHosc | Enabled | STPHOSC | STPHOSC | Disabled |
| FLosc | Enabled | Enabled | Enabled | Disabled |
| Instruction Execution | Executing | Executing | Stop | Stop |
| Timer0f4 | TOEN | TOEN | TOEN | Disabled |
| WDT | Option and <br> WDTEN | Option and <br> WDTEN | Option and <br> WDTEN | Option and <br> WDTEN |
| Other Modules | Module enable bit | Module enable bit | Module enable bit | All disabled |
| Wake-up Source | - |  | - Timer0 overflow <br> - PB input change <br> - INT | -PB input change <br> - INT |

Table 7 Summary of Operating Modes

### 3.13 Reset Process

NY8A050D will enter Reset State and start Reset Process when one of following Reset Event is occurred:

- Power-On Reset (POR) is occurred when Vdd rising is detected.
- Low-Voltage Reset (LVR) is occurred when operating $V_{D D}$ is below pre-defined voltage.
- Pin RSTb is low state.
- WDT timeout reset.

Moreover, value of all registers will be initialized to their initial value or unchanged if its initial value is unknown. The status bits /TO and /PD could be initialized according to which event causes reset. The /TO and /PD value and its associated event is summarized in the table below.

| Event | /TO | /PD |
| :--- | :---: | :---: |
| POR, LVR | 1 | 1 |
| RSTb reset from non-Halt mode | unchanged | unchanged |
| RSTb reset from Halt mode | 1 | 1 |
| WDT reset from non-Halt mode | 0 | 1 |
| WDT reset from Halt mode | 0 | 0 |
| SLEEP executed | 1 | 0 |
| CLRWDT executed | 1 | 1 |

Table 8 Summary of /TO \& /PD Value and its Associated Event

After Reset Event is released, NY8A050D will start Reset Process. It will wait certain amount of period for oscillation stable no matter what kind of oscillator is adopted. This period is called power-up reset time and is determined by three-bit configuration words which can be $4.5 \mathrm{~ms}, 18 \mathrm{~ms}, 72 \mathrm{~ms}$ or 288 ms . After oscillator is stable, NY8A050D will wait further 16 clock cycles of Fosc (oscillator start-up time, OST) and Reset Process is complete.


Figure 13 Block diagram of on-chip reset circuit

For slow $V_{D D}$ power-up, it is recommended to use RSTb reset, as the following figure.

- It is recommended the R value should be not greater than $40 \mathrm{k} \Omega$.
- The R1 value $=100 \Omega$ to $1 \mathrm{k} \Omega$ will prevent high current, ESD or Electrical overstress flowing into reset pin.
- The diode helps discharge quickly when power down.


Figure 14 Block Diagram of Reset Application

## 4. Instruction Set

NY8A050D provides 55 powerful instructions for all kinds of applications.

| Inst. |  |  | Operation | Cyc. | Flag | Inst. | OP |  | Operation | Cyc. | Flag |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 2 |  |  |  |  | 1 | 2 |  |  |  |
| Arithmetic Instructions |  |  |  |  |  | Arithmetic Instructions |  |  |  |  |  |
| ANDAR | R | d | dest $=A C C$ \& $R$ | 1 | Z | ADDAR | R | d | dest $=R+A C C$ | 1 | Z, DC, C |
| IORAR | R | d | dest $=A C C \mid R$ | 1 | Z | SUBAR | R | d | dest $=\mathrm{R}+(\sim A C C)$ | 1 | Z, DC, C |
| XORAR | R | d | dest $=\mathrm{ACC} \oplus \mathrm{R}$ | 1 | Z | ADCAR | R | d | dest $=R+A C C+C$ | 1 | Z, DC, C |
| ANDIA | i |  | $A C C=A C C ~ \& ~ i$ | 1 | Z | SBCAR | R | d | dest $=R+(\sim A C C)+C$ | 1 | Z, DC, C |
| IORIA | 1 |  | ACC $=$ ACC ${ }^{\text {i }}$ | 1 | Z | ADDIA | i |  | $A C C=i+A C C$ | 1 | Z, DC, C |
| XORIA | i |  | ACC $=\mathrm{ACC} \oplus \mathrm{i}$ | 1 | Z | SUBIA | i |  | ACC $=\mathrm{i}+(\sim \mathrm{ACC})$ | 1 | Z, DC, C |
| RRR | R | d | Rotate right R | 1 | C | ADCIA | i |  | $A C C=i+A C C+C$ | 1 | Z, DC, C |
| RLR | R | d | Rotate left R | 1 | C | SBCIA | i |  | $A C C=i+(\sim A C C)+C$ | 1 | Z, DC, C |
| BSR | R | bit | Set bit in R | 1 | - | DAA |  |  | Decimal adjust for ACC | 1 | C |
| BCR | R | bit | Clear bit in R | 1 | - | CMPAR | R |  | Compare R with ACC | 1 | Z, C |
| INCR | R | d | Increase R | 1 | Z | CLRA |  |  | Clear ACC | 1 | Z |
| DECR | R | d | Decrease R | 1 | Z | CLRR |  |  | Clear R | 1 | Z |
| COMR | R | d | dest $=\sim$ R | 1 | Z | Other Inst | ructio | on |  |  |  |
| Conditional Instructions |  |  |  |  |  | NOP |  |  | No operation | 1 | - |
| BTRSC | R | bit | Test bit in R, skip if clear | 1 or 2 | - | SLEEP |  |  | Go into Halt mode | 1 | /TO, /PD |
| BTRSS | R | bit | Test bit in R, skip if set | 1 or 2 | - | CLRWDT |  |  | Clear Watch-Dog Timer | 1 | /TO, /PD |
| INCRSZ | R | d | Increase R, skip if 0 | 1 or 2 | - | ENI |  |  | Enable interrupt | 1 | - |
| DECRSZ | R | d | Decrease R, skip if 0 | 1 or 2 | - | DISI |  |  | Disable interrupt | 1 | - |
| Data Transfer Instructions |  |  |  |  |  | INT |  |  | Software Interrupt | 3 | - |
| MOVAR | R |  | Move ACC to R | 1 | - | RET |  |  | Return from subroutine | 2 | - |
| MOVR | R | d | Move R | 1 | Z | RETIE |  |  | Return from interrupt | 2 | - |
| MOVIA | i |  | Move immediate to ACC | 1 | - |  |  |  | and enable interrupt |  | - |
| SWAPR | R | d | Swap halves R | 1 | - | RETIA | i |  | Return, place immediate in ACC | 2 | - |
| IOST | F |  | Load ACC to F-page SFR | 1 | - |  |  |  |  |  |  |
| IOSTR | F |  | Move F-page SFR to ACC | 1 | - | CALLA |  |  | Call subroutine by ACC | 2 | - |
| SFUN | S |  | Load ACC to S-page SFR | 1 | - | GOTOA |  |  | unconditional branch by ACC | 2 | - |
| SFUNR | S |  | Move S-page SFR to ACC | 1 | - | CALL | adr |  | Call subroutine | 2 | - |
| TOMD |  |  | Load ACC to TOMD | 1 | - | GOTO | adr |  | unconditional branch | 2 | - |
| TOMDR |  |  | Move TOMD to ACC | 1 | - | LCALL | adr |  | Call subroutine | 2 | - |
| TABLEA |  |  | Read ROM | 2 | - | LGOTO | adr |  | unconditional branch | 2 | - |

Table 9 Instruction Set

## ACC: Accumulator.

adr: immediate address.
bit: bit address within an 8-bit register R .
C: Carry/Borrow bit
C=1, carry is occurred for addition instruction or borrow is NOT occurred for subtraction instruction.
C=0, carry is not occurred for addition instruction or borrow IS occurred for subtraction instruction.
d: Destination
If $d$ is " 0 ", the result is stored in the ACC.
If $d$ is " 1 ", the result is stored back in register $R$.
DC: Digital carry flag.
dest: Destination.
$F$ : $F$-page $S F R, F$ is $0 x 6 \sim 0 x F$.
i: 8 -bit immediate data.
PC: Program Counter.
PCHBUF: High Byte Buffer of Program Counter.
/PD: Power down flag bit
/PD=1, after power-up or after instruction CLRWDT is executed.
$/ P D=0$, after instruction SLEEP is executed.
Prescaler: Prescaler0 dividing rate.
$R$ : $R$-page $S F R, R$ is $0 \times 00 \sim 0 \times 2 F$.
S : S -page SFR , S is $0 \mathrm{x} 7 \sim 0 \mathrm{xF}$.
TOMD: TOMD register.
TBHP: The high-Byte at target address in ROM.
TBHD: Store the high-Byte data at target address in ROM.
/TO: Time overflow flag bit
/TO=1, after power-up or after instruction CLRWDT or SLEEP is executed.
/TO=0, WDT timeout is occurred.
WDT: Watchdog Timer Counter.
Z: Zero flag.

| ADCAR | Add ACC and R with Carry |
| :---: | :---: |
| Syntax: | ADCAR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & d=0,1 . \end{aligned}$ |
| Operation: | $\mathrm{R}+\mathrm{ACC}+\mathrm{C} \rightarrow$ dest |
| Status affected: | Z, DC, C |
| Description: | Add the contents of ACC and register $R$ with Carry. If $d$ is 0 , the result is stored in ACC. If $d$ is 1 , the result is stored back to R . |
| Cycle | 1 |
| Example: | ADCAR R, d before executing instruction: $A C C=0 \times 12, R=0 \times 34, C=1, d=1$ <br> after executing instruction: $\mathrm{R}=0 \times 47, \mathrm{ACC}=0 \times 12, \mathrm{C}=0 .$ |


| ADDAR | Add ACC and $\mathbf{R}$ |
| :--- | :--- |
| Syntax: | ADDAR $R, d$ |
| Operand: | $0 \leq R \leq 63$ <br> $d=0,1$. |
| Operation: | ACC $+\mathrm{R} \rightarrow$ dest |
| Status affected: | Z, DC, C |
| Description: | Add the contents of ACC and $R$. <br> If $d$ is 0, the result is stored in |
|  | ACC. If d is 1, the result is stored <br> back to $R$. |
| Cycle: | 1 <br> Example: |
|  | ADDAR $R, d$ <br> before executing instruction: <br>  |
|  | ACC=0x12, $R=0 \times 34, C=1, d=1$. <br> after executing instruction: |
|  | $R=0 \times 46$, ACC=0x12, $C=0$. |


| ADCIA | Add ACC and Immediate with <br> Carry |
| :--- | :--- |
| Syntax: | ADCIA i |
| Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | ACC $+\mathrm{i}+\mathrm{C} \rightarrow$ ACC |
| Status affected: | Z, DC, C |
| Description: | Add the contents of ACC and the <br> 8-bit immediate data i with Carry. |
|  | The result is placed in ACC. |
| Cycle: | 1 <br> Example: |
|  | ADCIA i <br> before executing instruction: |
|  | ACC=0x12, $=0 \times 34, ~ C=1$. <br> after executing instruction: <br> ACC=0x47, $\mathrm{C}=0$. |
|  | ACC |


| ADDIA | Add ACC and Immediate |
| :--- | :--- |
| Syntax: | ADDIA i |
| Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | ACC $+\mathrm{i} \rightarrow$ ACC |
| Status affected: | Z, DC, C |
| Description: | Add the contents of ACC with the <br> 8-bit immediate data i. The result <br> is placed in ACC. |
|  | 1 <br> Cycle: |
| Example: | ADDIA i <br> before executing instruction: <br>  |
|  | ACC=0x12, $\mathrm{i}=0 \times 34, \mathrm{C}=1$. <br> after executing instruction: <br> ACC=0x46, $\mathrm{C}=0$. |


| ANDAR | AND ACC and R |
| :---: | :---: |
| Syntax: | ANDAR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 . \\ & d=0,1 . \end{aligned}$ |
| Operation: | ACC \& R $\rightarrow$ dest |
| Status affected: | Z |
| Description: | The content of ACC is AND'ed with $R$. If $d$ is 0 , the result is stored in ACC. If $d$ is 1 , the result is stored back to $R$. |
| Cycle: | 1 |
| Example: | ANDAR R, d before executing instruction: $A C C=0 \times 5 A, R=0 \times A F, d=1 .$ <br> after executing instruction: $\mathrm{R}=0 \times 0 \mathrm{~A}, \mathrm{ACC}=0 \times 5 \mathrm{~A}, \mathrm{Z}=0 .$ |


| BCR | Clear Bit in R |
| :---: | :---: |
| Syntax: | BCR R, bit |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & 0 \leq \text { bit } \leq 7 \end{aligned}$ |
| Operation: | $0 \rightarrow \mathrm{R}[\mathrm{bit}]$ |
| Status affected: | -- |
| Description: | Clear the bit ${ }^{\text {th }}$ position in R . |
| Cycle: | 1 |
| Example: | BCR R,B2 <br> before executing instruction: $\mathrm{R}=0 \times 5 \mathrm{~A}, \mathrm{~B} 2=0 \times 3 .$ <br> after executing instruction: $\mathrm{R}=0 \times 52 .$ |


| ANDIA | AND Immediate with ACC | BSR | Set Bit in R |
| :---: | :---: | :---: | :---: |
| Syntax: | ANDIA i | Syntax: | BSR R, bit |
| Operand: | $0 \leq \mathrm{i}<255$ | Operand: | $0 \leq R \leq 63$ |
| Operation: | ACC \& i $\rightarrow$ ACC |  | $0 \leq$ bit $\leq 7$ |
| Status affected: | Z | Operation: | $1 \rightarrow \mathrm{R}[\mathrm{bit}]$ |
| Description: | The content of ACC register is AND'ed with the 8 -bit immediate data $i$. The result is placed in ACC. | Status affected: <br> Description: <br> Cycle: <br> Example: | Set the bit ${ }^{\text {th }}$ position in $R$. 1 BSR R,B2 |
| Cycle: | 1 |  | before executing instruction: |
| Example: | ANDIA <br> before executing instruction: $A C C=0 \times 5 A, i=0 \times A F .$ <br> after executing instruction: $\mathrm{ACC}=0 \times 0 \mathrm{~A}, \mathrm{Z}=0 .$ |  | $\mathrm{R}=0 \times 5 \mathrm{~A}, \mathrm{~B} 2=0 \times 2$. after executing instruction: $\mathrm{R}=0 \times 5 \mathrm{E}$. |


| BTRSC | Test Bit in R and Skip if Clear |
| :---: | :---: |
| Syntax: | BTRSC R, bit |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & 0 \leq \text { bit } \leq 7 \end{aligned}$ |
| Operation: | Skip next instruction, if $\mathrm{R}[\mathrm{bit}]=0$. |
| Status affected: | -- |
| Description: | If $R[b i t]=0$, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction. |
| Cycle: | 1 or 2(skip) |
| Example: | BTRSC R, B2 <br> Instruction1 <br> Instruction2 <br> before executing instruction: $\mathrm{R}=0 \times 5 \mathrm{~A}, \mathrm{~B} 2=0 \times 2 .$ <br> after executing instruction: because $R[B 2]=0$, instruction1 will not be executed, the program will start execute instruction from instruction2. |


| BTRSS | Test Bit in R and Skip if Set |
| :---: | :---: |
| Syntax: | BTRSS R, bit |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & 0 \leq \text { bit } \leq 7 \end{aligned}$ |
| Operation: | Skip next instruction, if $\mathrm{R}[\mathrm{bit}]=1$. |
| Status affected: | -- |
| Description: | If $R[b i t]=1$, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction. |
| Cycle: | 1 or 2(skip) |
| Example: | BTRSS R, B2 <br> Instruction2 <br> Instruction3 <br> before executing instruction: $\mathrm{R}=0 \times 5 \mathrm{~A}, \mathrm{~B} 2=0 \times 3 .$ <br> after executing instruction: because $R[B 2]=1$, instruction2 will not be executed, the program will start execute instruction from instruction3. |


| CALL | Call Subroutine |
| :---: | :---: |
| Syntax: | CALL adr |
| Operand: | $0 \leq$ adr $<255$ |
| Operation: | PC $+1 \rightarrow$ Top of Stack $\{P C H B U F, a d r\} \rightarrow P C$ |
| Status affected: | -- |
| Description: | The return address $(P C+1)$ is pushed onto top of Stack. The 8 -bit immediate address adr is loaded into PC[7:0] and PCHBUF[0] is loaded into PC[8]. |
| Cycle: | 2 |
| Example: | CALL SUB <br> before executing instruction: <br> PC=A0. Stack pointer=1 after executing instruction: PC=address of SUB, Stack[1] = $A 0+1$, Stack pointer=2. |


| CALLA | Call Subroutine |
| :--- | :--- |
| Syntax: | CALLA |
| Operand: | -- |
| Operation: | PC $+1 \rightarrow$ Top of Stack |

$\{T B H P, A C C\} \rightarrow P C$
Status affected:
Description: The return address ( $\mathrm{PC}+1$ ) is pushed onto top of Stack. The contents of TBHP[0] is loaded into $\mathrm{PC}[8]$ and ACC is loaded into PC[7:0].

Cycle: $\quad 2$
Example: CALLA before executing instruction: TBHP=0x01, ACC=0x34. $\mathrm{PC}=A 0$. Stack pointer=1. after executing instruction: PC=0x134, Stack[1]=A0+1, Stack pointer=2.

| CLRA | Clear ACC |
| :--- | :--- |
| Syntax: | CLRA |
| Operand: | -- |
| Operation: | $00 \mathrm{~h} \rightarrow$ ACC <br> $1 \rightarrow$ Z |
| Status affected: | $Z$ |
| Description: | ACC is clear and $Z$ is set to 1. |
| Cycle: | 1 |
| Example: | CLRA <br> before executing instruction: <br> ACC $=0 \times 55, Z=0$. <br> after executing instruction: <br> ACC $=0 \times 00, Z=1$. |
|  |  |


| CLRWDT | Clear Watch-Dog Timer |
| :---: | :---: |
| Syntax: | CLRWDT |
| Operand: | -- |
| Operation: | $\begin{aligned} & 00 \mathrm{~h} \rightarrow \text { WDT, } \\ & 00 \mathrm{~h} \rightarrow \text { WDT prescaler } \\ & 1 \rightarrow / \mathrm{TO} \\ & 1 \rightarrow / \mathrm{PD} \end{aligned}$ |
| Status affected: | /TO, /PD |
| Description: | Executing CLRWDT will reset WDT, Prescaler0 if it is assigned to WDT. Moreover, status bits /TO and /PD will be set to 1 . |
| Cycle: | 1 |
| Example: | CLRWDT <br> before executing instruction: /TO=0 <br> after executing instruction: $/ \mathrm{TO}=1$ |


| CLRR | Clear R |
| :---: | :---: |
| Syntax: | CLRR R |
| Operand: | $0 \leq R \leq 63$ |
| Operation: | $\begin{aligned} & 00 \mathrm{~h} \rightarrow \mathrm{R} \\ & 1 \rightarrow \mathrm{Z} \end{aligned}$ |
| Status affected: | Z |
| Description: | The content of $R$ is clear and $Z$ is set to 1 . |
| Cycle: | 1 |
| Example: | CLRR R <br> before executing instruction: $\mathrm{R}=0 \times 55, \mathrm{Z}=0 .$ <br> after executing instruction: $\mathrm{R}=0 \times 00, \mathrm{Z}=1 .$ |


| COMR | Complement $R$ |
| :--- | :--- |
| Syntax: | COMR $R, d$ |
| Operand: | $0 \leq R \leq 63$ <br> $d=0,1$. |
| Operation: | $\sim R \rightarrow$ dest |
| Status affected: | $Z$ |
| Description: | The content of $R$ is complemented. <br> If d is 0, the result is stored in ACC. <br> If $d$ is 1 , the result is stored back to |
|  | $R$. |


| CMPAR | Compare ACC and $R$ |  | DECR | Decrease $R$ |
| :--- | :--- | :--- | :--- | :--- |


| DAA | Convert ACC Data Format from <br> Hexadecimal to Decimal |  | DECRSZ | Decrease R , Skip if 0 |
| :--- | :--- | :--- | :--- | :--- |


| DISI | Disable Interrupt Globally | GOTO | Unconditional Branch |
| :---: | :---: | :---: | :---: |
| Syntax: | DISI | Syntax: | GOTO adr |
| Operand: | -- | Operand: | $0 \leq$ adr $<511$ |
| Operation: | Disable Interrupt, $0 \rightarrow$ GIE | Operation: | \{PCHBUF, adr\} $\rightarrow$ PC |
| Status affected: | -- | Status affected: | -- |
| Description: | GIE is clear to 0 in order to disable all interrupt requests. | Description: | GOTO is an unconditional branch instruction. The 9-bit immediate |
| Cycle: | 1 |  | address adr is loaded into PC[8:0] and PCHBUF[0] is loaded into |
| Example: | DISI <br> before executing instruction: |  | PC[8]. |
|  | $\mathrm{GIE}=1$. | Cycle: | 2 |
|  | After executing instruction: $\mathrm{GIE}=0$. | Example: | GOTO Level before executing instruction: $\mathrm{PC}=\mathrm{A} 0 .$ <br> after executing instruction: $\mathrm{PC}=$ address of Level. |


| ENI | Enable Interrupt Globally |
| :--- | :--- |
| Syntax: | ENI |
| Operand: | -- |
| Operation: | Enable Interrupt, $1 \rightarrow$ GIE |
| Status affected: | -- |
| Description: | GIE is set to 1 in order to enable all <br> interrupt requests. |
| Cycle: | 1 |


| INCR | Increase $R$ |
| :--- | :--- |
| Syntax: | INCR $R, d$ |
| Operand: | $0 \leq R \leq 63$ <br> $d=0,1$. |
| Operation: | $R+1 \rightarrow$ dest. |
| Status affected: | $Z$ |
| Description: | Increase $R$. If $d$ is 0, the result is <br> stored in ACC. If $d$ is 1 , the result is <br> stored back to $R$. |
| Cycle: | 1 |
| Example: | INCR $R, d$ <br> before executing instruction: <br> $R=0 x F F, d=1, Z=0$. |
|  | after executing instruction: <br> $R=0 x 00, Z=1$. |
|  |  |


| INCRSZ | Increase R, Skip if 0 |
| :---: | :---: |
| Syntax: | INCRSZ R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & d=0,1 . \end{aligned}$ |
| Operation: | $\mathrm{R}+1 \rightarrow$ dest, <br> Skip if result $=0$ |
| Status affected: | -- |
| Description: | Increase $R$ first. If $d$ is 0 , the result is stored in ACC. If $d$ is 1 , the result is stored back to R . <br> If result is 0 , the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction. |
| Cycle: | 1 or 2(skip) |
| Example: | INCRSZ R, d instruction2, instruction3. <br> before executing instruction: $\mathrm{R}=0 \mathrm{xFF}, \mathrm{~d}=1, \mathrm{Z}=0 .$ <br> after executing instruction: $R=0 \times 00, Z=1$. And the program will skip instruction2 execution because the operation result is zero. |


| INT | Software Interrupt |
| :---: | :---: |
| Syntax: | INT |
| Operand: | -- |
| Operation: | PC $+1 \rightarrow$ Top of Stack, $001 \mathrm{~h} \rightarrow \mathrm{PC}$ |
| Status affected: | -- |
| Description: | Software interrupt. First, return address $(P C+1)$ is pushed onto the Stack. The address $0 \times 001$ is loaded into PC[8:0]. |
| Cycle: | 3 |
| Example: | INT before executing instruction: PC=address of INT code. after executing instruction: $\mathrm{PC}=0 \times 01$. |
| IORAR | OR ACC with R |
| Syntax: | IORAR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & d=0,1 . \end{aligned}$ |
| Operation: | ACC \| $R \rightarrow$ dest |
| Status affected: | Z |
| Description: | OR ACC with $R$. If $d$ is 0 , the result is stored in ACC. If $d$ is 1 , the result is stored back to $R$. |
| Cycle: | 1 |
| Example: | IORAR R, d before executing instruction: $R=0 \times 50, A C C=0 \times A A, d=1, Z=0 \text {. }$ <br> after executing instruction: $R=0 \times F A, A C C=0 \times A A, Z=0 .$ |


| IORIA | OR Immediate with ACC |
| :--- | :--- |
| Syntax: | IORIA i |
| Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | ACC $\mid \mathrm{i} \rightarrow$ ACC |
| Status affected: | Z |
| Description: | OR ACC with 8-bit immediate data <br> i. The result is stored in ACC. |
| Cycle: | 1 <br> Example: |
|  | IORIA i <br> before executing instruction: <br> i=0x50, ACC=0xAA, $\mathrm{Z}=0$. |
|  | after executing instruction: <br> ACC=0xFA, $\mathrm{Z}=0$. |


| IOST | Load F-page SFR from ACC |
| :--- | :--- |
| Syntax: | IOST F |
| Operand: | $6 \leq \mathrm{F} \leq 15$ |
| Operation: | ACC $\rightarrow$ F-page SFR |
| Status affected: | -- |
| Description: | F-page SFR F is loaded by content <br> of ACC. |
| Cycle: | 1 |
| Example: | IOST F <br>  <br>  <br>  <br>  <br>  <br>  <br> before executing instruction: <br> after executing instruction: <br> F=0xAA, ACC=0xAA. |
|  |  |


| IOSTR | Move F-page SFR to ACC |
| :--- | :--- |
| Syntax: | IOSTR F |
| Operand: | $6 \leq \mathrm{F} \leq 15$ |
| Operation: | F-page SFR $\rightarrow$ ACC |
| Status affected: | -- |
| Description: | Move F-page SFR F to ACC. |
| Cycle: | 1 |
| Example: | IOSTR F <br> before executing instruction: <br> F=0x55, ACC=0xAA. <br> after executing instruction: <br> F=0x55, ACC=0x55. |
|  |  |


| LCALL | Call Subroutine |
| :--- | :--- |
| Syntax: | LCALL adr |
| Operand: | $0 \leq$ adr $\leq 511$ |
| Operation: | PC $+1 \rightarrow$ Top of Stack, <br> adr $\rightarrow$ PC[8:0] |
| Status affected: | -- |
| Description: | The return address (PC + 1) is <br> pushed onto top of Stack. The 9-bit <br> immediate address adr is loaded <br> into PC[8:0]. |
|  | 2 <br> Cycle: <br> Example: |
|  | LCALL SUB <br> before executing instruction: <br> PC=A0. Stack level=1 <br> after executing instruction: |
|  | PC=address of SUB, Stack[1]= <br> A0+1, Stack pointer =2. |
|  |  |


| LGOTO | Unconditional Br |
| :--- | :--- |
| Syntax: | LGOTO adr |
| Operand: | $0 \leq$ adr $\leq 511$ |
| Operation: | adr $\rightarrow \mathrm{PC}[8: 0]$. |
| Status affected: | -- |

Description: LGOTO is an unconditional branch instruction. The 9-bit immediate address adr is loaded into $\mathrm{PC}[8: 0]$.
Cycle: 2
Example: LGOTO Level before executing instruction: $\mathrm{PC}=\mathrm{A} 0$.
after executing instruction: PC=address of Level.

| MOVIA | Move Immediate to ACC |
| :--- | :--- |
| Syntax: | MOVIA $\quad \mathrm{i}$ |
| Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | $\mathrm{i} \rightarrow$ ACC |
| Status affected: | -- |
| Description: | The content of ACC is loaded with <br> 8 -bit immediate data $i$. |
| Cycle: | 1 |
| Example: | MOVIA i <br> before executing instruction: <br> $i=0 \times 55$, ACC=0xAA. <br> after executing instruction: <br> ACC=0x55. |
|  |  |


| MOVR | Move to ACC or R |
| :---: | :---: |
| Syntax: | MOVR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & d=0,1 . \end{aligned}$ |
| Operation: | $\mathrm{R} \rightarrow$ dest |
| Status affected: | Z |
| Description: | The content of $R$ is move to destination. If $d$ is 0 , destination is ACC. If $d$ is 1 , destination is $R$ and it can be used to check whether R is zero according to status flag Z after execution. |
| Cycle: | 1 |
| Example: | MOVR R, d before executing instruction: $R=0 \times 0, A C C=0 \times A A, Z=0, d=0 \text {. }$ <br> after executing instruction: $\mathrm{R}=0 \times 0, \mathrm{ACC=}=0 \times 00, \mathrm{Z}=1 .$ |


| NOP | No Operation |
| :---: | :---: |
| Syntax: | NOP |
| Operand: | -- |
| Operation: | No operation. |
| Status affected: | -- |
| Description: | No operation. |
| Cycle: | 1 |
| Example: | NOP <br> before executing instruction: $\mathrm{PC}=\mathrm{AO}$ <br> after executing instruction: $P C=A 0+1$ |


| RETIE | Return from Interrupt and Enable Interrupt Globally | RET | Return from Subroutine |
| :---: | :---: | :---: | :---: |
| Syntax: | RETIE | Syntax: | RET |
| Operand: | -- | Operand: | -- |
| Operation: | $\begin{aligned} & \text { Top of Stack } \rightarrow \mathrm{PC} \\ & 1 \rightarrow \mathrm{GIE} \end{aligned}$ | Operation: <br> Status affected: | Top of Stack $\rightarrow$ PC |
| Status affected: <br> Description: | The PC is loaded from top of Stack as return address and GIE is set to 1. | Description: | PC is loaded from top of Stack as return address. $2$ |
| Cycle: <br> Example: | 2 <br> RETIE before executing instruction: <br> Stack level=2. <br> after executing instruction: PC=Stack[2], Stack level =1. | Example: | RET <br> before executing instruction: <br> Stack level=2. <br> after executing instruction: <br> PC=Stack[2], Stack level=1. |

## RETIA

| RETIA | Return with Data in ACC |
| :---: | :---: |
| Syntax: | RETIA |
| Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | $\begin{aligned} & \mathrm{i} \rightarrow \mathrm{ACC}, \\ & \text { Top of Stack } \rightarrow \mathrm{PC} \end{aligned}$ |
| Status affected: | -- |
| Description: | ACC is loaded with 8-bit immediate data $i$ and PC is loaded from top of Stack as return address and GIE is set to 1 . |
| Cycle: | 2 |
| Example: | RETIA <br> before executing instruction: <br> GIE=0, Stack pointer $=2, \mathrm{i}=0 \times 55$, $A C C=0 \times A A$. <br> after executing instruction: |
|  | $\mathrm{GIE}=1, \quad \mathrm{PC}=$ Stack[2], Stack pointer $=1, \mathrm{ACC}=0 \times 55$. |



| Status affected: | $C$ |
| :--- | :--- |
| Description: | The content of $R$ is rotated one bit <br> to the right through flag Carry. If $d$ <br> is 0 , the result is placed in ACC. If <br> $d$ is 1, the result is stored back to |
|  | $R$. |
| Cycle: | 1 |
| Example: | $R R R R, d$ <br> before executing instruction: <br> $R=0 \times A 5, d=1, C=0$. <br> after executing instruction: <br> $R=0 \times 52, C=1$. |


| SBCIA | Subtract ACC and Carry from <br> Immediate |  | SFUNR |  | Move S-page SFR to ACC |
| :--- | :--- | :--- | :--- | :--- | :--- |


| SUBAR | Subtract ACC from R |
| :---: | :---: |
| Syntax: | SUBAR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & d=0,1 . \end{aligned}$ |
| Operation: | $\mathrm{R}-\mathrm{ACC} \rightarrow$ dest |
| Status affected: | Z, DC, C |
| Description: | Subtract ACC from $R$ with 2's complement representation. If $d$ is 0 , the result is placed in ACC. If $d$ is 1 , the result is stored back to $R$. |
| Cycle: | 1 |
| Example: | SUBAR R, d |
|  | (a) before executing instruction: $\mathrm{R}=0 \times 05, \mathrm{ACC}=0 \times 06, \mathrm{~d}=1$ <br> after executing instruction: $\mathrm{R}=0 \times \mathrm{xF}, \mathrm{C}=0 .(-1)$ |
|  | (b) before executing instruction: $\mathrm{R}=0 \times 06, \mathrm{ACC}=0 \times 05, \mathrm{~d}=1 .$ <br> after executing instruction: $\mathrm{R}=0 \times 01, \mathrm{C}=1 .(+1)$ |


| SWAPR | Swap High/Low Nibble in R |
| :---: | :---: |
| Syntax: | SWAPR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & d=0,1 . \end{aligned}$ |
| Operation: | $\begin{aligned} & \mathrm{R}[3: 0] \rightarrow \operatorname{dest}[7: 4] . \\ & \mathrm{R}[7: 4] \rightarrow \operatorname{dest}[3: 0] \end{aligned}$ |
| Status affected: | -- |
| Description: | The high nibble and low nibble of $R$ is exchanged. If $d$ is 0 , the result is placed in ACC. If $d$ is 1 , the result is stored back to $R$. |
| Cycle: | 1 |
| Example: | SWAPR R, d before executing instruction: $\mathrm{R}=0 \times \mathrm{A} 5, \mathrm{~d}=1 \text {. }$ <br> after executing instruction: $\mathrm{R}=0 \times 5 \mathrm{~A} .$ |


| TABLEA | Read ROM data |
| :---: | :---: |
| Syntax: | TABLEA |
| Operand: | -- |
| Operation: | $\begin{aligned} & \text { ROM data\{ TBHP, ACC }\} \text { [7:0] } \\ & \rightarrow \mathrm{ACC} \end{aligned}$ |
|  | $\begin{aligned} & \text { ROM data\{TBHP, ACC }\} \text { [13:8] } \\ & \rightarrow \text { TBHD. } \end{aligned}$ |
| Status affected: | -- |
| Description: | The 8 least significant bits of ROM pointed by $\{T B H P[0], ~ A C C\}$ is placed to ACC. <br> The 6 most significant bits of ROM pointed by $\{T B H P[0], ~ A C C\}$ is placed to TBHD[5:0]. |
| Cycle: | 2 |
| Example: | TABLEA before executing instruction: <br> TBHP $=0 \times 01, \mathrm{ACC}=0 \times 34$. <br> TBHD $=0 \times 01$. <br> ROM data[0x134] $=0 \times 35 A A$ after executing instruction: <br> TBHD $=0 \times 35, A C C=0 \times A A$. |


| TOMD | Load ACC to TOMD | XORAR | Exclusive-OR ACC with R |
| :---: | :---: | :---: | :---: |
| Syntax: | TOMD | Syntax: | XORAR R, d |
| Operand: | -- | Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & d=0,1 . \end{aligned}$ |
| Operation: | ACC $\rightarrow$ TOMD |  |  |
| Status affected: | -- | Operation: | ACC $\oplus \mathrm{R} \rightarrow$ dest |
| Status affected. |  | Status affected: | Z |
| Description: | The content of TOMD is loaded by ACC. | Description: | Exclusive-OR ACC with R. If $d$ is 0 , the result is placed in ACC. If $d$ is 1 , the result is stored back to $R$. |
| Cycle: | 1 |  |  |
| Example: | TOMD | Cycle: | 1 |
|  | before executing instruction: | Example: | XORAR R, d before executing instruction: $\mathrm{R}=0 \times \mathrm{A} 5, \mathrm{ACC}=0 \times 50, \mathrm{~d}=1 .$ <br> after executing instruction: $\mathrm{R}=0 \times 55$ |
|  | after executing instruction: |  |  |
|  | TOMD=0xAA. |  |  |
|  |  |  |  |


| TOMDR | Move TOMD to ACC | XORIA | Exclusive-OR Immediate with ACC |
| :---: | :---: | :---: | :---: |
| Syntax: | TOMDR | Syntax: | XORIA |
| Operand: | -- | Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | TOMD $\rightarrow$ ACC | Operation: | $A C C \oplus i \rightarrow A C C$ |
| Status affected: | -- | Status affected: | Z |
| Description: <br> Cycle: <br> Example: | Move the content of TOMD to ACC. <br> 1 <br> TOMDR | Description: | Exclusive-OR ACC with 8-bit immediate data i. The result is stored in ACC. |
| Example: | before executing instruction | Cycle: | 1 |
|  | TOMD $=0 \times 55, \mathrm{ACC}=0 \times A A$. after executing instruction ACC $=0 \times 55$. | Example: | XORIA <br> before executing instruction: i=0xA5, ACC=0xF0. <br> after executing instruction: $\mathrm{ACC}=0 \times 55 .$ |

## 5. Configuration Words



Table 10 Configuration Words

## 6. Electrical Characteristics

### 6.1 Absolute Maximum Rating

| Symbol | Parameter | Rated Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ | Supply voltage | $-0.5 \sim+6.0$ | V |
| $\mathrm{~V}_{\text {IN }}$ | Input voltage | $\mathrm{V}_{S S}-0.3 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{TOP}_{\text {OP }}$ | Operating Temperature | $-40 \sim+85$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {ST }}$ | Storage Temperature | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

### 6.2 DC Characteristics

(All refer Finst $=\mathrm{F}_{\text {hosc }} / 4$, $\mathrm{F}_{\text {hosc }}=16 \mathrm{MHz@I}$ _HRC, WDT enabled, ambient temperature $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.)

| $\underset{\substack{\text { Symbo }}}{ }$ | Parameter | $V_{\text {DD }}$ | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | Operating voltage | -- | 3.0 | -- | 5.5 | V | Finst=20MHz @ I_HRC/2 |
|  |  |  | 2.2 |  |  |  | FInst=20MHz @ I_HRC/4 |
|  |  |  | 2.7 |  |  |  | $\mathrm{F}_{\text {INST }}=16 \mathrm{MHz}$ @ I_HRC/2 |
|  |  |  | 2.0 |  |  |  | FInst $=16 \mathrm{MHz}$ @ I_HRC/4 |
|  |  |  | 2.0 |  |  |  | Finst $=8 \mathrm{MHz}$ @ I_HRC/2 |
|  |  |  | 1.6 |  |  |  | Finst=8MHz @ I_HRC/4 |
|  |  |  | 1.6 |  |  |  | Finst=4MHz @ I_HRC/4 \& I_HRC/2 |
|  |  |  | 1.6 |  |  |  | Finst=32KHz @ I_LRC/4 \& I_LRC/2 |
| $\mathrm{V}_{\mathrm{H}}$ | Input high voltage | 5 V | 4.0 | -- | -- | V | RSTb (0.8VDD) |
|  |  | 3 V | 2.4 | -- | -- |  |  |
|  |  | 5 V | 3.5 | -- | -- | V | All other I/O pins, EX_CKI, INT CMOS ( $0.7 \mathrm{~V}_{\mathrm{DD}}$ ) |
|  |  | 3 V | 2.1 | -- | -- |  |  |
|  |  | 5 V | 2.5 | -- | -- | V | All other I/O pins, EX_CKI, INT TTL ( 0.5 V DD) |
|  |  | 3 V | 1.5 | -- | -- |  |  |
|  |  | 5 V | 2.5 | -- | -- | V | All other I/O pins, EX_CKI, INT No Schmitt Trigger( 0.5 V DD $)$ |
|  |  | 3 V | 1.5 | -- | -- |  |  |
| VIL | Input low voltage | 5 V | -- | -- | 1.0 | V | RSTb (0.2VDD) |
|  |  | 3 V | -- | -- | 0.6 |  |  |
|  |  | 5 V | -- | -- | 1.5 | V | All other I/O pins, EX_CKI, INT CMOS ( $0.3 \mathrm{~V}_{\mathrm{DD}}$ ) |
|  |  | 3 V | -- | -- | 0.9 |  |  |
|  |  | 5 V | -- | -- | 1.0 | V | All other I/O pins, EX_CKI, INT TTL ( $0.2 \mathrm{~V}_{\mathrm{DD}}$ ) |
|  |  | 3 V | -- | -- | 0.6 |  |  |
|  |  | 5 V | -- | -- | 2.5 | V | All other I/O pins, EX_CKI, INT No Schmitt Trigger(0.5VDD) |
|  |  | 3 V | -- | -- | 1.5 |  |  |
| Іон | Output high current | 5 V | -- | -18 | -- | mA | $\mathrm{V}_{\text {OH }}=4.0 \mathrm{~V}$ |
|  |  | 3 V | -- | -10 | -- |  | V $\mathrm{OH}=2.0 \mathrm{~V}$ |
| loL | Output low current | 5 V | -- | 20 | -- | mA | V oL= 1.0 V |
|  |  | 3 V | -- | 12 | -- |  |  |
| Iop | Operating current | Normal Mode |  |  |  |  |  |
|  |  | 5 V | -- | 1.5 | -- | mA | Fhosc=20MHz @ I_HRC/2 |

NY8A050D


### 6.3 Characteristic Graph

### 6.3.1 Frequency vs. VDD of I_HRC




### 6.3.2 Frequency vs. Temperature of I_HRC




NY8A050D

### 6.3.3 Frequency vs. $V_{D D}$ of I_LRC



### 6.3.4 Frequency vs. Temperature of I_LRC



### 6.3.5 Pull High Resistor vs. VDD



NY8A050D

### 6.3.6 Pull High Resistor vs. Temperature



### 6.3.7 VIH/VIL vs. VDD






### 6.3.8 VIH/VIL vs. Temperature






### 6.4 Recommended Operating Voltage

Recommended Operating Voltage (Temperature range: $-40^{\circ} \mathrm{C} \sim+85^{\circ} \mathrm{C}$ )

| Frequency | Min. Voltage | Max. VoItage | LVR: default <br> $\left(25{ }^{\circ} \mathrm{C}\right)$ | LVR : Recommended <br> $\left(-40^{\circ} \mathrm{C} \sim+85{ }^{\circ} \mathrm{C}\right)$ |
| :---: | :---: | :---: | :---: | :---: |
| $20 \mathrm{M} / 2 \mathrm{~T}$ | 3.0 V | 5.5 V | 3.0 V | 3.3 V |
| $16 \mathrm{M} / 2 \mathrm{~T}$ | 2.7 V | 5.5 V | 2.7 V | 3.0 V |
| $20 \mathrm{M} / 4 \mathrm{~T}$ | 2.2 V | 5.5 V | 2.2 V | 2.4 V |
| $16 \mathrm{M} / 4 \mathrm{~T}$ | 2.0 V | 5.5 V | 2.0 V | 2.2 V |
| $8 \mathrm{M}(2 \mathrm{~T}$ or 4 T$)$ | 2.0 V | 5.5 V | 2.0 V | 2.2 V |
| $\leqq 4 \mathrm{M}(2 \mathrm{~T}$ or 4 T$)$ | 1.6 V | 5.5 V | 1.6 V | 1.8 V |

### 6.5 LVR vs. Temperature



## 7. Package Dimension

7.1 6-Pin Plastic SOT23-6 (63 mil)


Note: For SOT23-6 IC, 3000 units per reel.

### 7.2 8-Pin Plastic SOP (150 mil)



|  | INCHES |  |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |
| A | 0.183 | - | 0.202 | 4.65 | - | 5.13 |
| B | 0.144 | - | 0.163 | 3.66 | - | 4.14 |
| C | 0.068 | - | 0.074 | 1.35 | - | 1.88 |
| D | 0.010 | - | 0.020 | 0.25 | - | 0.51 |
| F | 0.015 | - | 0.035 | 0.38 | - | 0.89 |
| G | 0.050 BSC |  |  | 1.27 BSC |  |  |
| J | 0.007 | - | 0.010 | 0.19 | - | 0.25 |
| K | 0.005 | - | 0.010 | 0.13 | - | 0.25 |
| L | 0.189 | - | 0.205 | 4.80 | - | 5.21 |
| M | - | - | $8 \circ$ | - | - | $8 \circ$ |
| P | 0.228 | - | 0.244 | 5.79 | - | 6.20 |

Note: For 8-pin SOP, 100 units per tube.

## 8. Ordering Information

| P/N | Package Type | Pin Count | Package Width | Shipping |
| :---: | :---: | :---: | :---: | :--- |
| NY8A050DS6 | SOT23-6 | 6 | 63 mil | Tape \& Reel: 3.0K pcs per Reel |
| NY8A050DS8 | SOP | 8 | 150 mil | Tape \& Reel: 2.5 K pcs per Reel <br> Tube: 100 pcs per Tube |

